Virage Logic
  Member Login Virage Logic Contact Virage Logic Virage Logic Home Virage Virage Logic Japan VL Virage Logic Armenia
 
spacer

Products

Processor Peripherals

Virage Logic offers a full range of Processor Peripherals. Designed by system experts, these IPs provide all the essential ‘off-chip’ connectivity, ranging from Timers and GPIO to cost-effective serial interfaces like SPI, I2C, UART and USART.

The processor peripheral products are available in various configurations and include a low level software driver. All IPs is equipped with industry standard hardware bus interfaces (AMBA) that ensure fast and reliable system integration.

UART
The UART is compliant to industry standard 16C450, 16C550, 16C650 or 16C750 UARTs and is available in numerous variations to best match the required application. It has an AMBA® APB bus interface and an optional DMA interface to off-load the CPU.

USART
Virage Logic ‘s USART provides a complete solution for serial communication requirements such as RS-232 communication, IrDA, or connecting to a smartcard. The USART is completely software programmable to adapt to your requirements. It is delivered with a device driver providing an easy-to-use API to access the USART’s configuration options and functionality.

I2C
Virage Logic’s I2C is an Inter-Integrated Circuit controller that provides an interface according to the I2C bus industry standard. Only two lines are required; the serial data line (SDA) and the serial clock (SCL). The I2C bus protocol was developed to minimize interconnections and the number of required device pins. According to the I2C specification, the number of peripheral devices that can be connected to a single master is only limited by a maximum bus capacitance. Each device connected to the bus is software addressable by a unique address that can be programmed by software.

SPI
The Virage Logic SPI module is a full-duplex serial interface that can be used in designs where a master, slave, or combined master and slave SPI interface are required. During data transfer, the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master. The maximum data bit rate, whether programmed as a master or a slave, is 1/8 of the input clock rate. The SPI is controlled through an AMBA APB interface.

General Purpose I/O (GPIO)
The GPIO is designed to provide a set of general purpose bi-directional inputs and outputs and is available in multiple configurations to optimize the user’s specific application.

General Purpose Timer
The Virage Logic General Purpose Timer provides a complete and flexible solution and is software programmable to adapt to your application needs. Features include capture inputs, match registers and external match pins.

Watchdog Timer
Virage Logic’s Watchdog Timer provides a reliable solution, that is software programmable to easily adapt to application needs. Typical applications include system wake-up and reset.

spacer
Virage Logic
Privacy | Terms of Use | About This Site | Website Design & Development by GelFuzion, Inc.

The Semiconductor Industry’s Trusted IP Partner
All trademarks and registered trademarks are the property of Virage Logic Corporation or their respective owners and are protected herein.
©2010Virage Logic Corp. All rights reserved.